I. INTRODUCTION
Recently, the silicon single-photon avalanche photodiodes (SPADs) for the application of photo detection, have become popular, compared with photo multiplier tubes (PMTs), because of their compact size and insensitiveness to magnetic fields. Compared with SPAD often made of silicon, PMTs have drawbacks such as high electronic noise (low SNR), required high voltage bias (~ 1 kV or higher) demanding excessive voltage generators, and high sensitivity to temperature variations [1, 2] . Therefore, recently, SPADs designed using a standard complementary metal oxide semiconductor (CMOS) technology are employed more and more. The fabrication of SPADs in a standard CMOS technology has several advantages. A standard CMOS technology can be used to integrate photodiodes and required bias circuits in the same chip, enabling an inexpensive and low power solution. The low power consumption is especially useful for an array architecture which requires many sensing photodiodes integrated in a chip.
The SPADs are photodiodes that convert single photon signal to electrical signal using avalanche breakdown. Avalanche breakdown is a phenomenon that multiplies the electrical carriers through the breakdown effect of the materials. As a result, the electric current multiplications allow very large current within materials which are often good insulators. The avalanche breakdown process occurs when the carriers are accelerated by a large electric field to provide a sufficient energy to free electron-hole pairs via collisions with bound electrons. This process is called impact ionization generating additional electron-hole pairs.
For the single photon detection, SPADs are biased to operate in Geiger Mode. The Geiger mode is the condition where the photodiode is biased beyond its breakdown voltage such that any photon excitation would result in a large photocurrent [3, 4] . However, Geiger mode operation means that, once triggered, the initiated photocurrent keeps on flowing, thus rendering the device useless for subsequent detections. Therefore the avalanche breakdown must be stopped, before the device must be brought back into its original state by employing a proper bias quenching circuits.
There are several different kinds of the bias quenching circuits. The simplest way to accomplish this is by using a passive type quenching circuit composed of a highvalue quenching resistor connected in series with the photodiode. However, a drawback of passive type is the long reset time. The long reset time causes a long dead time leading to single photon detection errors. To overcome this drawback, active type quenching circuit has been introduced [5] . The quenching and reset operations are implemented using active circuit components (active quenching). The active quenching time is faster than that of passive quenching, though the actual time of the active quenching is not still small enough. The time that takes to restore its original state depends on various factors, such as SPAD bias conditions, parasitic components including inductance from the connection between SPAD and bias quenching circuit, capacitances, and so on [5] . To reduce the quenching time further, mixed type between active and passive quenching circuits is generally preferred. A mixed type quenching circuit combines the advantages of active and passive quenching circuits to overcome their limitations. This bias quenching circuit offers the advantages of a fast reset and well-defined dead time. However, the mixed type also has drawbacks. The main disadvantage is the large area occupation to result in a small optical fill-factor (the ratio of optical detection area to total area including bias circuits), which would limit their usage when integrated with SPAD on the same wafer. This is especially true for large and closely packed arrays. Therefore the mixed type quenching circuit must be improved in the quenching operation as well as in the chip size.
In this paper, an advanced mixed type quenching circuit in a standard 0.18-μm CMOS technology is proposed to improve the performance of the reported quenching circuits. In section II, the conventional and the proposed circuits are introduced. In section III, the measurements of these circuits are discussed. Finally, the conclusions of the work are given in Section IV. Fig. 1 shows a basic schematic of a bias quenching circuit architecture and its associated circuits for operation in Geiger mode [5] . When no current flows, the reverse bias across the APD equals to V DD + V OP (=V DD + |V OP |). The voltage is normally higher than the APD's breakdown voltage V BR for the Geiger mode operation
II. APD BIAS CIRCUIT DESIGN

Quenching and Reset Operation
When the applied to voltage on the APD increases in excess of the breakdown voltage, large number of electron-hole pairs can be generated in the multiplication region of the APD. The value of the excess bias voltage V EX is given by
The electron-hole pairs generated as the result of an incident photon, are accelerated in the high electric field, and then collide with valence electrons to produce extra electron-hole pairs in the process of impact ionization and subsequent avalanche process. The avalanche current will flow in the passive element in Fig. 1 . The voltage at the sense node v S will decrease from the avalanche current.
When avalanche current follows, the sense node voltage v S (shown in Fig. 1 ) drops in the vicinity of the ground from the operation of the quenching circuit as shown in Fig. 2 . In such a case, the reverse bias applied to the APD is down to V OP , which is less than the breakdown voltage of the APD (V BR ). The avalanche process will stop and the photodiode current will immediately dissipate, once the APD bias is less than V BR , which is called quenching operation.
After the quenching, the APD bias should be restored to respond the subsequent photon incidence. By the bias quenching circuit, the quenching operation ends and APD bias is reset to the original condition (V DD + V OP ) before the avalanche photocurrent (reset operation). After reset operation, the APD is ready for the next incoming photons [6] . The bias quenching circuit will be described more in detail in the next section.
Basic Bias Quenching Circuit
The basic schematic of the mixed type quenching circuit for operation in Geiger mode using a timing circuit is shown in Fig. 3 [7] . Before a photon detection, the APD is in a standby condition with the sense node voltage v S equals to V DD . Once the photocurrent flows in the quenching resistor R from a photon detection, the voltage v S at the sense node decreases. The sense transistor M S will detect the voltage drop. And then, the quenching transistor M Q turns ON to quickly bring the v S down to the ground. The reverse bias applied to the APD is down to V OP , which is less than V BR . The operation will stop the further avalanche breakdown. The quenching operation is divided into the passive quenching from the quenching resistor R and the active quenching from the quenching transistor M Q . The sense node voltage v S is kept at zero for a hold-off time in order to suppress subsequent after-pulse's which is wrongfully triggered from the release of trapped carriers. The hold-off time is controlled by a timing circuit. The timing circuit in Fig. 4 consists of two monostable circuits in series. After the hold-off time, the quenching transistor M Q is turned off and the reset transistor M R is turned on. M R restores v S back to V DD to make the APD ready for the next photon, which is the active reset. At the end of reset time, M R is turned off, and the APD is ready for the photon detection.
This circuit operates properly to detect single photon incident, however there are various parts to require improvements. For the future integration of photodiode and its bias circuit, a large optical fill-factor, in other words, a small size of the quenching circuit, is important. The conventional circuit is large in size, using a quenching resistor for the passive quenching operation, an active quenching circuit, and a reset circuits. The quenching resistor requires typically several hundred kW [8] , which occupies a large Si area. The bias quenching circuit with two monostable circuits (Figs. 3 and 4 ) large in size is not desirable. In addition, two monostable circuits accompany large power consumption, especially in an array configuration.
Proposed Bias Quenching Circuit Design
The proposed bias quenching circuit is shown in Fig. 5 . From the reported circuit, the monostable circuit controlling the hold-off time are removed to reduce the chip area and power consumption. The conventional circuit (Fig. 3) requires more than 40 transistors with more than 15 transistors in the monostable circuit (Fig. 4 ) [7] , while the proposed bias circuit requires only 13 transistors to minimize the chip area. With only 13 transistors, the proposed bias quenching circuit would easily be possible to integrate with photo detector pixels (i.e., APDs) in an array configuration. The photon Fig. 2 . Waveform of the sense node voltage (shown in Fig. 1 ) for a basic bias quenching circuit. Fig. 3 . Schematic of the conventional mixed type quenching circuit with passive quenching and active quenching and reset [7] . Fig. 4 . Simplified schematic of the conventional monostable circuit (Timing circuit) [7] . detection process of the proposed bias circuit (Fig. 5) is as follows. From a photon detection, the subsequent avalanche current makes v S drop. The transistor M S will detect the voltage drop. And then, the quench transistor M Q brings v S down to the ground. To generate the holdoff time, we used a delay inverter instead of the monostable circuits. First, the delay inverter was designed with active PMOS and NMOS current source transistors. To control the hold-off time, V BT and V BB input bias voltage can be controlled. Moreover, to reduce an active quenching and reset time, V BP and V BN input bias voltage can be adjusted. The initial input bias voltage of V BP is 0 V and V BN is 0.8 V.
When the output node voltage v O is high, after the delay time of the inverters, the reset transistor M R is turned on. The reset time must be carefully chosen to minimize the dead time.
In addition, a capacitor-load bias circuit is also designed to compare the performance, because the quenching resistor is a large-size element for a high resistance value. Fig. 6 shows the proposed capacitor type bias circuit design. The difference between the two proposed circuits (Figs. 5 and 6 ) is the quenching component (resistor versus capacitor). Instead of using hundreds kW resistor, the second proposed circuit with a capacitor enables a small layout size. However, with the capacitive quenching component, the leakage current effect should be considered, which may bring periodic quenching regardless of photon detections. The maximum allowable value of the leakage current of APD (I Max,leakage ) is determined depending on the maximum allowable error count (dark count) rate R Max , due to capacitor charging, as follows.
( )
where C is the capacitance of the quenching capacitor, V initial is the initial voltage (supply voltage), V discharge is the discharge voltage to initiate the quenching process, and t discharge is the time takes to reach V discharge from V initial . The capacitance of the bias circuit is determined from the matching APDs. The bias circuit was designed to be used with a commercial APD (HAMAMATSU MPPC S10362-11-100C). The measured I-V characteristics of the APD are shown in Fig. 7 . The APD area is 1 × 1 mm 2 and the operation voltage (V OP ) is approximately 64.7 V. The measured DC dark current of the APD (Fig. 7) at the operation voltage (V OP = 67 V), which is the leakage current, is about 20 nA. The usual detection rates of single photon detection applications from the reported results are about 1 Mcps (Mcounts/s) [9] . The capacitance value determined using Eq. (3) was about 50 fF. 
III. EXPERIMENTAL RESULTS
Fabrication and Measurement Method
Both the conventional circuit and the proposed bias quenching circuits are fabricated in a 0.18-μm standard CMOS technology. Thick-oxide transistors are used for the supply voltage V DD of 3.3 V. Fig. 8 shows the measurement configuration used to test the SPAD bias circuits. An evaluation board is employed to electrically connect APD and the bias circuits.
The bias circuits are tested with APD using a visible light pulse illumination. In order to test the response to light, electrical pulse is applied to a commercial blue light emitting diode (LED) at 470 nm. The electrical pulse width is 300 ns with the repetition rate of 100 kHz.
The power of blue LED light (470 nm) can be converted into the number of photon incident on the APD. The luminous intensity of blue LED was measured using an illuminance meter (Konica Minolta T-10). The illuminometer was placed about 10 cm away from the blue LED. The measured illuminance of DC biased LED was 0.03 lux. After the illuminance measurement, APD was placed at the same position.
The single photon energy (E) of 470 nm light is 4.23´10 -19 J (2.64 eV). From the measured illuminance (E v in the unit of lux or lm/m 2 ), the irradiance (E e in the unit of W/m 2 ) and the total optical power incident of APD can be calculated using Eq. (4). v e Total optical power ( )
where A is the detection area of the APD and η is the luminous efficacy (lm/W). For 470 nm light, the luminous efficacy (η) is 62.139 lm/W (photopic conversion) [10] . For the illuminance of 0.001 lux and APD area (A) of 1 × 1 mm 2 , total optical power (P) was 
To allow only a single photon to arrive at the APD, the LED turn-on time should be about 300 ns. Therefore 300 ns pulse was utilized to turn on the LED. The output signal from the bias quenching circuit is monitored using a LeCroy Wavesurfer 454 oscilloscope under the pulsed LED illumination. Fig. 9 shows the comparison of the sense node voltage of the conventional circuits (basic passive quenching circuit, conventional mixed quenching circuit (Fig. 3) ) and the proposed circuits (resistor type (Fig. 5 ) and capacitor type (Fig. 6) ). To compare the response of the proposed circuits with the conventional circuit, the dead time was initially adjusted to 400 ns which is the dead time of conventional passive quenching circuit [5] . In terms of the reset time (rising time), the proposed circuits (both R and C types) show the improvement of at least 100 ns. For the proposed circuit, the dead time can be further reduced as shown in Fig. 10 . The quenching resistor value was 150 kW. The quenching capacitor was an on-chip MIM capacitor of which capacitance was 50 fF. As shown in Fig. 9 , both R and C type proposed circuits demonstrated the proper operation. Though the quenching and reset times of existing circuit cannot be adjusted [7] , those of the proposed circuit can be controlled by adjusting the control bias voltage (V BP , V BN , V BT , and V BB of Figs. 5 and 6). As shown in Fig. 10 , the dead-time of the proposed circuit can be controlled ranging from 50 ns to 10 µs without using the monostable circuit. For the area of the active circuit components only without the passive quenching elements (quenching resistor and capacitor), the area of the proposed bias circuit (22´15 µm 2 ) is reduced about 60 % when compared with that of the conventional circuit (30´30 µm 2 ) (Fig. 11) . For passive elements, the quenching resistor (150 kW) occupies about 400 μm 2 . The size of quenching capacitor (50 fF) is much smaller to occupy 45 μm 2 . The measured performance of the resistor type and capacitor type of the proposed bias circuits are similar (Fig. 9 ) even with the large size difference between R and C types. For the capacitor type, because of the leakage current of APD, the continuous sense node voltage drop occurred when it was measured over time. Fig. 12 shows the measured voltage drop of the capacitor type circuit as a function of time with two different repetition rates (0.5 MHz and 1 MHz with 2 µs and 1 µs period, respectively). The calculated leakage current, based on the measured voltage drop rate (Fig. 12) and the known capacitance value, is about 16 nA, which is about the same order with the measured DC dark current of the APD (Fig. 8) at the operation voltage (V OP =67 V) of 20 nA. However as shown in Fig. 12 , the voltage drop rate is decreasing over a long period of time, which is attributed the dark current reduction with the bias decrease, pending further analysis. As a result, the leakage current and its continuous charging of the quenching capacitor do not seem to be a serious problem. If the dark count rate is problematic and deteriorates single photon detection performance, the capacitor should be designed with a bigger value. Therefore, using a capacitor for the quenching circuit is desirable to achieve a smaller chip area without much undesirable effects. For the power consumption, the proposed circuits dissipate 315 µA from 3.3-V supply, while the existing circuit dissipates 950 µA from 3.3-V supply.
Bias Quenching Circuit Performance
IV. CONCLUSION
For a single photon detection circuit application, two types of the improved bias quenching circuits are proposed. The proposed bias quenching circuit achieves a small chip area and the low power consumption. The proposed circuit was designed with only 13 transistors. For the quenching components, both resistor type and capacitor type were designed and tested. The bias quenching circuit is fabricated in a 0.18-μm standard CMOS technology to verify the effectiveness of this technique. The dead time can be controlled from 50 ns to 10 μs by adjusting the control bias voltage. The active area is only 300 μm 2 for the C-type bias circuit, which is about a 60% reduction compared with the conventional circuit design.
